Titlebook: Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation; 20th International W René Leuken,Gilles Sica

分離

Firefly

escalate

要塞

Impact of Process Variations on Pulsed Flip-Flops: Yield Improving Circuit-Level Techniques and Compt of pulsed flip-flops. It is shown that the conjunct use of the above mentioned techniques can improve delay, energy and EDP yields more than 1.98X, 1.62X and 1.99X times, respectively. The yield optimized flip-flop circuits are also comparatively analyzed to identify the best topologies.

該得

OTHER

An On-Chip Flip-Flop Characterization Circuitons or could be operated in functional mode for functional verification. The delay values are calculated by processing the value of time period of oscillator in different modes. The system was fabricated in 40nm CMOS technology and the flip-flop parameters are extracted from it.

指派

An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAsmplementation overcomes previous proposed techniques with simple and efficient CMOS structures. Moreover, results show significant reductions on power consumption and timing in comparison to binary implementations with similar functionality.

insipid

Self-Timed SRAM for Energy Harvesting Systems mismatch problems. It can also be used to replace typical delay lines for use in bundled-data memory banks. A 1Kb SI memory bank is implemented based on this method and analysed in terms of the latency and power consumption.

CHOP

BET

Conference proceedings 2011oble, France, in September 2010.The 24 revised full papers presented and the 9 extended abstracts were carefully reviewed and are organized in topical sections on design flows; circuit techniques; low power circuits; self-timed circuits; process variation; high-level modeling of poweraware heterogen