Titlebook: Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation; 20th International W René Leuken,Gilles Sica

micronutrients

babble

Physical Design Aware Comparison of Flip-Flops for High-Speed Energy-Efficient VLSI Circuitsoes beyond previous analyses in that traditional rankings do not include layout parasitics, which strongly affect both speed and energy and lead to drastic changes in the optimum transistor sizing. For this reason, in this work layout parasitics are included in the circuit design loop by adopting a

Aids209

A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Frameworky wear-out mechanisms, progressively affecting the performance of complex systems. These phenomena progressively deteriorate the electrical characteristics and therefore the delay of interconnects, leading to violations in timing-critical paths. This work estimates the timing impact of Time-Dependen

喊叫

An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAsnnections play a crucial role in modern FPGAs, because they dominate delay, power and area. Multiple-valued logic allows the reduction of the number of interconnections in the circuit, hence can serve as a mean to effectively curtail the impact of interconnections. In this work we propose a new look

EXCEL

On Line Power Optimization of Data Flow Multi-core Architecture Based on Vdd-Hopping for Local DVFStial energy provided an adapted control. In this paper we propose a local on-line optimization technique to reduce energy in data-flow architecture, thanks to a Local Power Manager (LPM) using Vdd-Hopping for efficient local DVFS. The proposed control is a hybrid global and local scheme which respec

洞察力

Self-Timed SRAM for Energy Harvesting Systemsg systems tend to provide nondeterministic, rather than stable, power over time. Existing memory systems use delay elements to cope with the problems under different Vdds. However, this introduces huge penalties on performance, as the delay elements need to follow the worst case timing assumption un

油膏

L1 Data Cache Power Reduction Using a Forwarding Predictororder to reduce this power consumption, we propose in this paper a straightforward filtering technique. The mechanism is based on a highly accurate forwarding predictor that determines if a load instruction will take its corresponding data via forwarding from the load-store structure –thus avoiding

labyrinth

Statistical Leakage Power Optimization of Asynchronous Circuits Considering Process Variations introduces a framework for the statistical leakage power minimization of template-based asynchronous circuits considering process variation. We propose a statistical Dual-Vt assignment of asynchronous circuits that considers both the variability in performance and leakage power consumption of a cir

senile-dementia

Optimizing and Comparing CMOS Implementations of the C-Element in 65nm Technology: Self-Timed Ring C a C-element and an inverter - and compares the performances of different implementations of this component in terms of speed, power consumption and phase noise. We also proposed a new self-timed ring stage - only composed by a C-element with complementary outputs - which allows us to increase the m

殘廢的火焰

Hermes-A – An Asynchronous NoC Router with Distributed Routingrface that enables communication between router and synchronous processing elements. The ASIC implementation of the router employed standard CAD tools and a specific library of components. Area and timing characteristics for 180nm technology attest the quality of the design, which displays a maximum