Titlebook: VLSI-SoC: Design Trends; 28th IFIP WG 10.5/IE Andrea Calimera,Pierre-Emmanuel Gaillardon,Ricardo Conference proceedings 2021 IFIP Internati

flourish

RAT: A Lightweight Architecture Independent System-Level Soft Error Mitigation Technique,soft errors. This paper proposes a low-cost system-level soft error mitigation technique, which allocates the critical application function to a pool of specific general-purpose processor registers. Both the critical function and the register pool are automatically selected by a developed profiling

obnoxious

SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption,e of the circuit such that the circuit enters a wrong state upon being reset. A user must apply a certain sequence of input patterns, i.e., a key sequence, for the circuit to transition to the correct state. The circuit then remains functional unless it is powered off or reset again. Most sequential

G-spot

: Layout Challenges and Solutions for Ultra-scaled Logic Designs,e cost-efficient integrated circuits. By stacking several devices, wafers, or dies, the footprint, delay, and power can be decreased compared to traditional 2D implementations. While parallel 3D does not enable very fine-grained vertical connections, monolithic 3D currently only offers a limited num

Chandelier

chondromalacia

Statistical Array Allocation and Partitioning for Compute In-Memory Fabrics,ive applications. This has found wide-spread adoption in accelerating neural networks for machine learning applications. Utilizing a crossbar architecture with emerging non-volatile memories (eNVM) such as dense resistive random access memory (RRAM) or phase change random access memory (PCRAM), vari

招募

abstractPIM: A Technology Backward-Compatible Compilation Flow for Processing-In-Memory,. To reduce data movement, new technologies and computer architectures have been explored. The use of memristors, which are devices with both memory and computation capabilities, has been considered for different processing-in-memory (PIM) solutions, including using memristive stateful logic for a p

FACT

Conference proceedings 2021le Integration, VLSI-SoC 2020, held in Salt Lake City, UT, USA, in October 2020.*.The 16 full papers included in this volume were carefully reviewed and selected from the 38 papers (out of 74 submissions) presented at the conference. The papers discuss the latest academic and industrial results and

FLAIL

無脊椎

transdermal

Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Genernalog, is achieved using optimized synthesis and APR flows in commercially available tools. The framework is portable across different planar and FinFET CMOS processes and requires no-human-in-the-loop, dramatically accelerating design time.