| 書(shū)目名稱(chēng) | VHDL Coding Styles and Methodologies | | 編輯 | Ben Cohen | | 視頻video | http://file.papertrans.cn/981/980054/980054.mp4 | | 圖書(shū)封面 |  | | 描述 | VHDL Coding Styles and Methodologies, Edition is a follow up book to the first edition of same book and to VHDL Answers to Frequently Asked Questions, first and second editions. This book was originally written as a teaching tool for a VHDL training course. The author began writing the book because he could not find a practical and easy to read book that gave in depth coverage of both, the language and coding methodologies. This edition provides practical information on reusable software methodologies for the design of bus functional models for testbenches. It also provides guidelines in the use of VHDL for synthesis. All VHDL code described in the book is on a companion CD. The CD also includes the GNU toolsuite with EMACS language sensitive editor (with VHDL, Verilog, and other language templates), and TSHELL tools that emulate a Unix shell. Model Technology graciously included a timed evaluation version of ModelSim, a recognized industry standard VHDL/Verilog compiler and simulator that supports easy viewing of the models under analysis, along with many debug features. In addition, Synplicity included a timed version of Synplify, a very efficient, user friendly and easy to use F | | 出版日期 | Book 1999Latest edition | | 關(guān)鍵詞 | FPGA; Hardwarebeschreibungssprache; RTL; Software; VHDL; Verilog; architecture; compiler; model | | 版次 | 2 | | doi | https://doi.org/10.1007/b116584 | | isbn_softcover | 978-1-4757-7188-6 | | isbn_ebook | 978-0-306-47681-5 | | copyright | Springer Science+Business Media New York 1999 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-10 06:10
發(fā)表于 2025-3-21 19:51:33
