書(shū)目名稱(chēng) | Sequential Logic Testing and Verification | 編輯 | Abhijit Ghosh,Srinivas Devadas,A. Richard Newton | 視頻video | http://file.papertrans.cn/866/865400/865400.mp4 | 叢書(shū)名稱(chēng) | The Springer International Series in Engineering and Computer Science | 圖書(shū)封面 |  | 描述 | In order to design and build computers that achieve and sustain high performance, it is essential that reliability issues be considered care- fully. The problem has several aspects. Certainly, considering reliability implies that an engineer must be able to analyze how design decisions affect the incidence of failure. For instance, in order design reliable inte- gritted circuits, it is necessary to analyze how decisions regarding design rules affect the yield, i.e., the percentage of functional chips obtained by the manufacturing process. Of equal importance in producing reliable computers is the detection of failures in its Very Large Scale Integrated (VLSI) circuit components, caused by errors in the design specification, implementation, or manufacturing processes. Design verification involves the checking of the specification of a design for correctness prior to carrying out an implementation. Implementation verification ensures that the manual design or automatic synthesis process is correct, i.e., the mask-level description correctly implements the specification. Manufacture test involves the checking of the complex fabrication process for correctness, i.e., ensuring that ther | 出版日期 | Book 1992 | 關(guān)鍵詞 | Counter; RTL; VLSI; algorithms; computer; computer-aided design (CAD); integrated circuit; logic; manufactur | 版次 | 1 | doi | https://doi.org/10.1007/978-1-4615-3646-8 | isbn_softcover | 978-1-4613-6622-5 | isbn_ebook | 978-1-4615-3646-8Series ISSN 0893-3405 | issn_series | 0893-3405 | copyright | Springer Science+Business Media New York 1992 |
The information of publication is updating
|
|