Titlebook: Routing Congestion in VLSI Circuits; Estimation and Optim Prashant Saxena,Rupesh S. Shelar,Sachin S. Sapatne Book 2007 Springer-Verlag US 2

鑲嵌細(xì)工

AGONY

桉樹

1558-9412 future.Equips readers with the knowledge to prudently choosWith dramatic increases in on-chip packing densities, routing congestion has become a major problem in integrated circuit design, impacting convergence, performance, and yield, and complicating the synthesis of critical interc- nects. The p

增長(zhǎng)

遵循的規(guī)范

Prashant Saxena,Rupesh S. Shelar,Sachin S. SapatneProvides an in-depth treatment of routing congestion in VLSI circuits.Comprehensively surveys the work done and points to challenges for the future.Equips readers with the knowledge to prudently choos

樹木心

WATER

Routing Congestion in VLSI Circuits978-0-387-48550-8Series ISSN 1558-9412 Series E-ISSN 1558-9420

富足女人

心胸狹窄

https://doi.org/10.1007/0-387-48550-3Computer-Aided Design (CAD); Routing; Sapatnekar; VLSI; VLSI circuits; estimation; integrated circuit; metr

清醒