| 書(shū)目名稱(chēng) | Research Infrastructures for Hardware Accelerators |
| 編輯 | Yakun Sophia Shao,David Brooks |
| 視頻video | http://file.papertrans.cn/828/827767/827767.mp4 |
| 叢書(shū)名稱(chēng) | Synthesis Lectures on Computer Architecture |
| 圖書(shū)封面 |  |
| 描述 | Hardware acceleration in the form of customized datapath and control circuitry tuned to specific applications has gained popularity for its promise to utilize transistors more efficiently. Historically, the computer architecture community has focused on general-purpose processors, and extensive research infrastructure has been developed to support research efforts in this domain. Envisioning future computing systems with a diverse set of general-purpose cores and accelerators, computer architects must add accelerator-related research infrastructures to their toolboxes to explore future heterogeneous systems. This book serves as a primer for the field, as an overview of the vast literature on accelerator architectures and their design flows, and as a resource guidebook for researchers working in related areas. |
| 出版日期 | Book 2016 |
| 版次 | 1 |
| doi | https://doi.org/10.1007/978-3-031-01750-6 |
| isbn_softcover | 978-3-031-00622-7 |
| isbn_ebook | 978-3-031-01750-6Series ISSN 1935-3235 Series E-ISSN 1935-3243 |
| issn_series | 1935-3235 |
| copyright | Springer Nature Switzerland AG 2016 |
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2026-1-17 17:45
發(fā)表于 2025-3-21 17:16:23
