| 書目名稱 | Multi-Core Cache Hierarchies |
| 編輯 | Rajeev Balasubramonian,Norman P. Jouppi,Naveen Mur |
| 視頻video | http://file.papertrans.cn/640/639934/639934.mp4 |
| 叢書名稱 | Synthesis Lectures on Computer Architecture |
| 圖書封面 |  |
| 描述 | A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. Future multi-core processors will have many large cache banks connected by a network and shared by many cores. Hence, many important problems must be solved: cache resources must be allocated across many cores, data must be placed in cache banks that are near the accessing core, and the most important data must be identified for retention. Finally, difficulties in scaling existing technologies require adapting to and exploiting new technology constraints. The book attempts a synthesis of recent cache research that has focused on innovations for multi-core processors. It is an excellent starting point for early-stage graduate students, researchers, and practitioners who wish to understand the landscape of recent cache research. The book is suitable as a reference for advanced com |
| 出版日期 | Book 2011 |
| 版次 | 1 |
| doi | https://doi.org/10.1007/978-3-031-01734-6 |
| isbn_softcover | 978-3-031-00606-7 |
| isbn_ebook | 978-3-031-01734-6Series ISSN 1935-3235 Series E-ISSN 1935-3243 |
| issn_series | 1935-3235 |
| copyright | Springer Nature Switzerland AG 2011 |
|Archiver|手機版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-19 18:41
發(fā)表于 2025-3-21 16:25:26
