書目名稱 | Low-Voltage CMOS Log Companding Analog Design | 編輯 | Francisco Serra-Graells,Adoración Rueda,José L. Hu | 視頻video | http://file.papertrans.cn/589/588911/588911.mp4 | 叢書名稱 | The Springer International Series in Engineering and Computer Science | 圖書封面 |  | 描述 | .Low-Voltage CMOS Log Companding Analog Design. presents indetail state-of-the-art analog circuit techniques for the verylow-voltage and low-power design of systems-on-chip in CMOStechnologies. The proposed strategy is mainly based on two bases: theInstantaneous Log Companding Theory, and the MOSFET operating in thesubthreshold region. The former allows inner compression of thevoltage dynamic-range for very low-voltage operation, while the latteris compatible with CMOS technologies and suitable for low-powercircuits. The required background on the specific modeling of the MOStransistor for Companding is supplied at the beginning. Following thisgeneral approach, a complete set of CMOS basic building blocks isproposed and analyzed for a wide variety of analog signal processing.In particular, the covered areas include: amplification and AGC,arbitrary filtering, PTAT generation, and pulse duration modulation(PDM). For each topic, several case studies areconsidered toillustrate the design methodology. Also, integrated examples in 1.2umand 0.35um CMOS technologies are reported to verify the good agreementbetween design equations and experimental data. The resulting analogcircuit topologi | 出版日期 | Book 2003 | 關鍵詞 | ASIC; CMOS; Leistungsfeldeffekttransistor; Modulation; Topologie; analog; analog design; field-effect trans | 版次 | 1 | doi | https://doi.org/10.1007/b105852 | isbn_softcover | 978-1-4419-5353-7 | isbn_ebook | 978-0-306-48721-7Series ISSN 0893-3405 | issn_series | 0893-3405 | copyright | Springer Science+Business Media New York 2003 |
The information of publication is updating
|
|