Titlebook: Low-Power Deep Sub-Micron CMOS Logic; Sub-threshold Curren P. R. Meer,A. Staveren,A. H. M. Roermund Book 2004 Springer Science+Business Med

預(yù)示

ysis of an informative linguistic input - the potential evidence for grammatical parameter setting - have also been ignored. Especially in linguistic approaches to language acquisition, the role of language processing has not been prominent. With few exceptions (e. g. Goodluck and Tavakolian, 1982;

Harness

Introduction,ry to enlarge chip functionality. Already in 1965 Gordon Moore predicted that the total number of devices on a chip would double every year until the 1970s and every 24 months in the 1980s. This prediction is widely known as “Moore’s Law” and eventually culminated in the Semiconductor Industry Assoc

fatty-acids

Power Versus Energy, this issue in a complete way, power as well as energy consumption should be taken into account. Although power and energy are related via a straightforward time integral, the impact on a system when constraining it via power or energy consumption, can be completely different. Power is regarded when

相同

Reduction of Functional Power Dissipation,ear that logical reversibility and quasi-statical changes of states are necessary boundary conditions for physical reversibility. All practical systems are physically irreversible, because they either consist of reversible logic and are non-quasi static or they consist of irreversible logic. Moreove

全能

Reduction of Parasitical Power Dissipation,ipated without attributing to the actual changes of the internal circuit states. In this chapter solutions to reduce the leakage power and the short-circuit power will be discussed in section 5.1 and 5.2, respectively. In battery operated applications power dissipation caused by weak-inversion curre

indecipherable

Weak-Inversion Current Reduction,tandby periods. Therefore, weak-inversion currents will determine maximum standby times as has been discussed in section 5.3. This chapter will focus on weak-inversion current reduction techniques. Existing and new weak-inversion reduction techniques pass in review. To find new reduction techniques

使害怕

PLE

Triple-S Circuit Designs,arded from a practical point of view. In section 8.1 the implications of implementing Triple-S and power switches in a standard CMOS process flow will be discussed. Experimental circuits have been designed in an adapted 0.25.m technology to demonstrate among other things the effectiveness of Triple-

Hdl348

Conclusions,g clock frequencies, which on their turn are pushed by market demands for ever increasing chip functionality. Increased power consumption is responsible for increased operational costs, burdens the environment and shortens battery lifetime. Increased power densities make heat transfer from the chip

顛簸地移動(dòng)

Summary,is prediction is widely known as “Moore’s Law” and eventually culminated in the Semiconductor Industry Association (SIA) technology road map The SIA road map has been a guide for the industry leading them to continued wafer and die size growth, increased transistor density and operating frequencies,