Titlebook: Low Power Design in Deep Submicron Electronics; Wolfgang Nebel,Jean Mermet (Directeur de recherche Book 1997 Kluwer Academic Publishers 19

可擴大

書目名稱Low Power Design in Deep Submicron Electronics影響因子(影響力)




書目名稱Low Power Design in Deep Submicron Electronics影響因子(影響力)學科排名




書目名稱Low Power Design in Deep Submicron Electronics網(wǎng)絡公開度




書目名稱Low Power Design in Deep Submicron Electronics網(wǎng)絡公開度學科排名




書目名稱Low Power Design in Deep Submicron Electronics被引頻次




書目名稱Low Power Design in Deep Submicron Electronics被引頻次學科排名




書目名稱Low Power Design in Deep Submicron Electronics年度引用




書目名稱Low Power Design in Deep Submicron Electronics年度引用學科排名




書目名稱Low Power Design in Deep Submicron Electronics讀者反饋




書目名稱Low Power Design in Deep Submicron Electronics讀者反饋學科排名

Astigmatism

Application and Technology Forecastrcuits have been made steadily larger, incorporating more and more functions on each chip, until now it is essentially possible to put an entire mainframe computer on a single piece of silicon, excluding perhaps the memory. This progress has steadily created new applications for electronics, and in

Friction

FATAL

Defiance

廚房里面

有常識

廚房里面

Combinational Circuit Optimization (see Figure 1). Power optimization techniques at the system, architectural (behavioral) design level, register-transfer (RT) level, physical design level, and the circuit level have been addressed by researchers in the past. Logic synthesis however, is an important part of the design cycle for a di

placebo-effect

RT and Algorithmic-Level Optimization for Low Powerhigh-level synthesis, a solid characterization of the various issues that must be addressed during this design phase has not yet been established. As a consequence, essential decisions on the specific optimization strategy to be followed are usually taken based on previous experience.

myocardium