| 書目名稱 | Logic Synthesis and Verification |
| 編輯 | Soha Hassoun,Tsutomu Sasao |
| 視頻video | http://file.papertrans.cn/588/587932/587932.mp4 |
| 叢書名稱 | The Springer International Series in Engineering and Computer Science |
| 圖書封面 |  |
| 描述 | Research and development of logic synthesis and verificationhave matured considerably over the past two decades. Many commercialproducts are available, and they have been critical in harnessingadvances in fabrication technology to produce today‘s plethora ofelectronic components. While this maturity is assuring, the advancesin fabrication continue to seemingly present unwieldy challenges...Logic Synthesis and Verification. provides a state-of-the-artview of logic synthesis and verification. It consists of fifteenchapters, each focusing on a distinct aspect. Each chapter presentskey developments, outlines future challenges, and lists essentialreferences. .Two unique features of this book are technical strength andcomprehensiveness. The book chapters are written by twenty-eightrecognized leaders in the field and reviewed by equally qualifiedexperts. The topics collectively span the field. ..Logic Synthesis and Verification. fills a current gap in theexisting CAD literature. Each chapter contains essential informationto study a topic at a great depth, and to understand furtherdevelopments in the field. The book is intended for seniors, graduatestudents, researchers, and developers of |
| 出版日期 | Book 2002 |
| 關(guān)鍵詞 | Analysis; CAD; algorithms; automation; computer; computer-aided design (CAD); integrated circuit; logic; opt |
| 版次 | 1 |
| doi | https://doi.org/10.1007/978-1-4615-0817-5 |
| isbn_softcover | 978-1-4613-5253-2 |
| isbn_ebook | 978-1-4615-0817-5Series ISSN 0893-3405 |
| issn_series | 0893-3405 |
| copyright | Kluwer Academic Publishers 2002 |
|Archiver|手機(jī)版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-8 10:28
發(fā)表于 2025-3-21 17:41:28
