Titlebook: Languages, Design Methods, and Tools for Electronic System Design; Selected Contributio Rolf Drechsler,Robert Wille Book 2016 Springer Inte

CK828

書目名稱Languages, Design Methods, and Tools for Electronic System Design影響因子(影響力)




書目名稱Languages, Design Methods, and Tools for Electronic System Design影響因子(影響力)學(xué)科排名




書目名稱Languages, Design Methods, and Tools for Electronic System Design網(wǎng)絡(luò)公開度




書目名稱Languages, Design Methods, and Tools for Electronic System Design網(wǎng)絡(luò)公開度學(xué)科排名




書目名稱Languages, Design Methods, and Tools for Electronic System Design被引頻次




書目名稱Languages, Design Methods, and Tools for Electronic System Design被引頻次學(xué)科排名




書目名稱Languages, Design Methods, and Tools for Electronic System Design年度引用




書目名稱Languages, Design Methods, and Tools for Electronic System Design年度引用學(xué)科排名




書目名稱Languages, Design Methods, and Tools for Electronic System Design讀者反饋




書目名稱Languages, Design Methods, and Tools for Electronic System Design讀者反饋學(xué)科排名

取之不竭

Working-Memory

Martin Krammer,Helmut Martin,Zoran Radmilovic,Simon Erker,Michael Karner

prolate

宇宙你

Cristiano B. de Oliveira,Ricardo Menotti,Jo?o M. P. Cardoso,Eduardo Marques

intrude

值得贊賞

Callus

A Special-Purpose Language for Implementing Pipelined FPGA-Based Acceleratorsnot always covered by HLS tools. In this chapter we present our recent work on a DSL named LALP (Language for Aggressive Loop Pipelining), which has been designed focusing on the development of FPGA-based, aggressively pipelined, hardware accelerators. We present the recent LALP extensions and the c

Glower

Temporal Decoupling with Error-Bounded Predictive Quantum Controlnts generated by blackbox sources from which a priori event timing information is not available, such as coupled analog simulators or hardware in the loop. Additional event processing latency or rollback effort caused by temporal decoupling is minimized by calculating optimal time quanta dynamically

易達到