找回密碼
 To register

QQ登錄

只需一步,快速開始

掃一掃,訪問微社區(qū)

打印 上一主題 下一主題

Titlebook: High Level Synthesis of ASICs under Timing and Synchronization Constraints; David C. Ku,Giovanni Micheli Book 1992 Springer Science+Busine

[復(fù)制鏈接]
查看: 26408|回復(fù): 48
樓主
發(fā)表于 2025-3-21 17:04:12 | 只看該作者 |倒序?yàn)g覽 |閱讀模式
書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints
編輯David C. Ku,Giovanni Micheli
視頻videohttp://file.papertrans.cn/427/426262/426262.mp4
叢書名稱The Springer International Series in Engineering and Computer Science
圖書封面Titlebook: High Level Synthesis of ASICs under Timing and Synchronization Constraints;  David C. Ku,Giovanni Micheli Book 1992 Springer Science+Busine
描述Computer-aided synthesis of digital circuits from behaviorallevel specifications offers an effective means to deal with increasingcomplexity of digital hardware design. .High Level Synthesis ofASICs. .Under Timing and Synchronization Constraints. addressesboth theoretical and practical aspects in the design of a high-levelsynthesis system that transforms a behavioral level description ofhardware to a synchronous logic-level implementation consisting oflogic gates and registers. ..High Level Synthesis of ASICs Under Timing and Synchronization..Constraints. addresses specific issues in applying high-levelsynthesis techniques to the design of ASICs. This complements previousresults achieved in synthesis of general-purpose and signalprocessors, where .data-path. design is of utmost importance. Incontrast, ASIC designs are often characterized by complex.control. schemes, to support communication and synchronizationwith the environment. The combined design of efficient data-pathcontrol-unit is the major contribution of this book. .Three requirements are important in modeling ASIC designs:.concurrency, external synchronization., and .detailed timing..constraints.. The objective of the res
出版日期Book 1992
關(guān)鍵詞ASIC; Hardware; Signal; algorithms; communication; complexity; computer; integrated circuit; logic; model; mod
版次1
doihttps://doi.org/10.1007/978-1-4757-2117-1
isbn_softcover978-1-4419-5129-8
isbn_ebook978-1-4757-2117-1Series ISSN 0893-3405
issn_series 0893-3405
copyrightSpringer Science+Business Media New York 1992
The information of publication is updating

書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints影響因子(影響力)




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints影響因子(影響力)學(xué)科排名




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints網(wǎng)絡(luò)公開度




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints網(wǎng)絡(luò)公開度學(xué)科排名




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints被引頻次




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints被引頻次學(xué)科排名




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints年度引用




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints年度引用學(xué)科排名




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints讀者反饋




書目名稱High Level Synthesis of ASICs under Timing and Synchronization Constraints讀者反饋學(xué)科排名




單選投票, 共有 1 人參與投票
 

1票 100.00%

Perfect with Aesthetics

 

0票 0.00%

Better Implies Difficulty

 

0票 0.00%

Good and Satisfactory

 

0票 0.00%

Adverse Performance

 

0票 0.00%

Disdainful Garbage

您所在的用戶組沒有投票權(quán)限
沙發(fā)
發(fā)表于 2025-3-21 22:07:23 | 只看該作者
板凳
發(fā)表于 2025-3-22 03:05:34 | 只看該作者
David C. Ku,Giovanni De MicheliDieses Kapitel führt in die Aufgaben ein, die sich für die Leitung eines Unternehmens aus der Nutzung der Informationstechnologie ergeben. Dazu geh?ren vereinfacht Planung, Umsetzung und überwachung. überwachung schlie?t die ?konomische Bewertung des Einsatzes von Informationstechnologie ein.
地板
發(fā)表于 2025-3-22 05:42:37 | 只看該作者
5#
發(fā)表于 2025-3-22 11:10:25 | 只看該作者
6#
發(fā)表于 2025-3-22 14:48:51 | 只看該作者
978-1-4419-5129-8Springer Science+Business Media New York 1992
7#
發(fā)表于 2025-3-22 19:51:59 | 只看該作者
High Level Synthesis of ASICs under Timing and Synchronization Constraints978-1-4757-2117-1Series ISSN 0893-3405
8#
發(fā)表于 2025-3-23 00:18:32 | 只看該作者
https://doi.org/10.1007/978-1-4757-2117-1ASIC; Hardware; Signal; algorithms; communication; complexity; computer; integrated circuit; logic; model; mod
9#
發(fā)表于 2025-3-23 02:33:30 | 只看該作者
10#
發(fā)表于 2025-3-23 06:46:50 | 只看該作者
Sprache zu formulieren. Digitalrechner verarbeiten Programme, die in bin?rer Codierung (Objekt Code) vorliegen müssen. Als Hilfsmittel zur Erstellung dieses Objekt Codes dienen Compiler bzw. Assembler, die einen symbolischen Code (Quellcode), dessen Struktur durch die verwendete Programmiersprache definiert ist, in den Object Code übersetzen.
 關(guān)于派博傳思  派博傳思旗下網(wǎng)站  友情鏈接
派博傳思介紹 公司地理位置 論文服務(wù)流程 影響因子官網(wǎng) 吾愛論文網(wǎng) 大講堂 北京大學(xué) Oxford Uni. Harvard Uni.
發(fā)展歷史沿革 期刊點(diǎn)評 投稿經(jīng)驗(yàn)總結(jié) SCIENCEGARD IMPACTFACTOR 派博系數(shù) 清華大學(xué) Yale Uni. Stanford Uni.
QQ|Archiver|手機(jī)版|小黑屋| 派博傳思國際 ( 京公網(wǎng)安備110108008328) GMT+8, 2025-10-10 14:18
Copyright © 2001-2015 派博傳思   京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved
快速回復(fù) 返回頂部 返回列表
彝良县| 栾川县| 吴忠市| 勐海县| 蓝田县| 岳阳县| 措美县| 莆田市| 若羌县| 都匀市| 邢台县| 绥德县| 安顺市| 夏河县| 崇义县| 西昌市| 内丘县| 苏尼特左旗| 江北区| 太谷县| 临清市| 平江县| 江陵县| 黎川县| 洞头县| 隆化县| 溧阳市| 阿拉尔市| 大厂| 安顺市| 新余市| 枣庄市| 沙雅县| 内乡县| 西城区| 纳雍县| 巴彦淖尔市| 防城港市| 尚义县| 广德县| 麻江县|