| 書(shū)目名稱(chēng) | Hardware Design and Simulation in VAL/VHDL | | 編輯 | Larry M. Augustin,David C. Luckham,Alec G. Stancul | | 視頻video | http://file.papertrans.cn/425/424186/424186.mp4 | | 叢書(shū)名稱(chēng) | The Springer International Series in Engineering and Computer Science | | 圖書(shū)封面 |  | | 描述 | The VHSIC Hardware Description Language (VHDL) provides a standard machine processable notation for describing hardware. VHDL is the result of a collaborative effort between IBM, Intermetrics, and Texas Instruments; sponsored by the Very High Speed Integrated Cir- cuits (VHSIC) program office of the Department of Defense, beginning in 1981. Today it is an IEEE standard (1076-1987), and several simulators and other automated support tools for it are available commercially. By providing a standard notation for describing hardware, especially in the early stages of the hardware design process, VHDL is expected to reduce both the time lag and the cost involved in building new systems and upgrading existing ones. VHDL is the result of an evolutionary approach to language devel- opment starting with high level hardware description languages existing in 1981. It has a decidedly programming language flavor, resulting both from the orientation of hardware languages of that time, and from a ma- jor requirement that VHDL use Ada constructs wherever appropriate. During the 1980‘s there has been an increasing current of research into high level specification languages for systems, particularly | | 出版日期 | Book 1991 | | 關(guān)鍵詞 | Flip-Flop; Hardware; Hardwarebeschreibungssprache; Standard; VHDL; development; integrated circuit; micropr | | 版次 | 1 | | doi | https://doi.org/10.1007/978-1-4615-4042-7 | | isbn_softcover | 978-1-4613-6808-3 | | isbn_ebook | 978-1-4615-4042-7Series ISSN 0893-3405 | | issn_series | 0893-3405 | | copyright | Springer Science+Business Media New York 1991 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-5 06:27
發(fā)表于 2025-3-21 20:09:45
