| 書目名稱 | FPGA Design | | 副標(biāo)題 | Best Practices for T | | 編輯 | Philip Simpson | | 視頻video | http://file.papertrans.cn/341/340122/340122.mp4 | | 概述 | Presents complete, field-tested methodology for FPGA design, focused on reuse across design teams.Offers best practices for FPGA timing closure, in-system debug, and board design.Details techniques to | | 圖書封面 |  | | 描述 | In August of 2006, an engineering VP from one of Altera’s customers approached Misha Burich, VP of Engineering at Altera, asking for help in reliably being able to predict the cost, schedule and quality of system designs reliant on FPGA designs. At this time, I was responsible for defining the design flow requirements for the Altera design software and was tasked with investigating this further. As I worked with the customer to understand what worked and what did not work reliably in their FPGA design process, I noted that this problem was not unique to this one customer. The characteristics of the problem are shared by many Corporations that implement designs in FPGAs. The Corporation has many design teams at different locations and the success of the FPGA projects vary between the teams. There is a wide range of design experience across the teams. There is no working process for sharing design blocks between engineering teams. As I analyzed the data that I had received from hundreds of customer visits in the past, I noticed that design reuse among engineering teams was a challenge. I also noticed that many of the design teams at the same Companies and even within the same design | | 出版日期 | Book 20101st edition | | 關(guān)鍵詞 | Embedded Systems; FPGA Debugging; FPGA design; FPGA design flow; Reuse; System-level design; Team-based de | | 版次 | 1 | | doi | https://doi.org/10.1007/978-1-4419-6339-0 | | isbn_softcover | 978-1-4899-9789-0 | | isbn_ebook | 978-1-4419-6339-0 | | copyright | Springer Science + Business Media LLC 2010 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-16 16:47
發(fā)表于 2025-3-21 17:15:59
