| 書目名稱 | Embedded System Design | | 副標題 | Modeling, Synthesis | | 編輯 | Daniel D. Gajski,Samar Abdi,Gunar Schirner | | 視頻video | http://file.papertrans.cn/308/307939/307939.mp4 | | 概述 | Describes system design flows and design methodology from system specification to prototyping.Provides detailed descriptions of design techniques for various embedded software and hardware components. | | 圖書封面 |  | | 描述 | .Embedded System Design: Modeling, Synthesis and Verification introduces a model-based approach to system level design. It presents modeling techniques for both computation and communication at different levels of abstraction, such as specification, transaction level and cycle-accurate level. It discusses synthesis methods for system level architectures, embedded software and hardware components. Using these methods, designers can develop applications with high level models, which are automatically translatable to low level implementations. This book, furthermore, describes simulation-based and formal verification methods that are essential for achieving design confidence. The book concludes with an overview of existing tools along with a design case study outlining the practice of embedded system design. Specifically, this book addresses the following topics in detail:... System modeling at different abstraction levels... Model-based system design... Hardware/Software codesign... Software and Hardware component synthesis... System verification...This book is for groups within the embedded system community: students in courses on embedded systems, embedded application developers, s | | 出版日期 | Textbook 2009 | | 關(guān)鍵詞 | Design methodology; Embedded systems; Multiprocessor platforms; Platform synthesis; System verification; | | 版次 | 1 | | doi | https://doi.org/10.1007/978-1-4419-0504-8 | | isbn_softcover | 978-1-4899-8530-9 | | isbn_ebook | 978-1-4419-0504-8 | | copyright | Springer-Verlag US 2009 |
The information of publication is updating
|
|
|Archiver|手機版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-16 19:59
發(fā)表于 2025-3-21 18:45:41
