| 書(shū)目名稱 | Designing with Xilinx? FPGAs | | 副標(biāo)題 | Using Vivado | | 編輯 | Sanjay Churiwala | | 視頻video | http://file.papertrans.cn/270/269067/269067.mp4 | | 概述 | Emphasizes concepts, particularly which device characteristics are important, and how they influence a user’s design realization.Uses a systematic approach to achieving design target goals, such as Po | | 圖書(shū)封面 |  | | 描述 | .This book helps readers to implement their designs on Xilinx? FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado? Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations.. | | 出版日期 | Book 2017 | | 關(guān)鍵詞 | FPGA; FPGA Design; FPGA Prototyping; Embedded systems design with FPGAs; Xilinx; Xilinx FPGAs | | 版次 | 1 | | doi | https://doi.org/10.1007/978-3-319-42438-5 | | isbn_softcover | 978-3-319-82581-6 | | isbn_ebook | 978-3-319-42438-5 | | copyright | Springer International Publishing Switzerland 2017 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2026-1-29 06:25
發(fā)表于 2025-3-21 20:04:32
