| 書目名稱 | Chip Multiprocessor Architecture | | 副標(biāo)題 | Techniques to Improv | | 編輯 | Kunle Olukotun,Lance Hammond,James Laudon | | 視頻video | http://file.papertrans.cn/226/225936/225936.mp4 | | 叢書名稱 | Synthesis Lectures on Computer Architecture | | 圖書封面 |  | | 描述 | Chip multiprocessors - also called multi-core microprocessors or CMPs for short - are now the only way to build high-performance microprocessors, for a variety of reasons. Large uniprocessors are no longer scaling in performance, because it is only possible to extract a limited amount of parallelism from a typical instruction stream using conventional superscalar instruction issue techniques. In addition, one cannot simply ratchet up the clock speed on today‘s processors, or the power dissipation will become prohibitive in all but water-cooled systems. Compounding these problems is the simple fact that with the immense numbers of transistors available on today‘s microprocessor chips, it is too costly to design and debug ever-larger processors every year or two. CMPs avoid these problems by filling up a processor die with multiple, relatively simpler processor cores instead of just one huge core. The exact size of a CMP‘s cores can vary from very simple pipelines to moderately complex superscalar processors, but once a core has been selected the CMP‘s performance can easily scale across silicon process generations simply by stamping down more copies of the hard-to-design, high-speed | | 出版日期 | Book 2007 | | 版次 | 1 | | doi | https://doi.org/10.1007/978-3-031-01720-9 | | isbn_softcover | 978-3-031-00592-3 | | isbn_ebook | 978-3-031-01720-9Series ISSN 1935-3235 Series E-ISSN 1935-3243 | | issn_series | 1935-3235 | | copyright | Springer Nature Switzerland AG 2007 |
The information of publication is updating
|
|
|Archiver|手機版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-13 16:41
發(fā)表于 2025-3-21 16:07:47
