Titlebook: Adiabatic Logic; Future Trend and Sys Philip Teichmann Book 2012 Springer Science+Business Media B.V. 2012 Adiabatic Circuits.CMOS Design.C

減輕

書目名稱Adiabatic Logic影響因子(影響力)




書目名稱Adiabatic Logic影響因子(影響力)學(xué)科排名




書目名稱Adiabatic Logic網(wǎng)絡(luò)公開度




書目名稱Adiabatic Logic網(wǎng)絡(luò)公開度學(xué)科排名




書目名稱Adiabatic Logic被引頻次




書目名稱Adiabatic Logic被引頻次學(xué)科排名




書目名稱Adiabatic Logic年度引用




書目名稱Adiabatic Logic年度引用學(xué)科排名




書目名稱Adiabatic Logic讀者反饋




書目名稱Adiabatic Logic讀者反饋學(xué)科排名

大范圍流行

Falk Würfele,Bert Bielefeld,Mike Grallaelectronic circuits has to be reduced. A?brief survey shows the history of reversible computation and Adiabatic Logic and explains why Adiabatic Logic outperforms the traditional static CMOS when ultra-low energy dissipation is the main focus.

macular-edema

Allgemeine Baustellenorganisation,egime. Stress effects like Hot-Carrier Injection and the Bias Temperature Instability degrade the device performance continuously. The outcome of the worsening of the devices is rated for Adiabatic Logic and a comparison to static CMOS is stated.

HPA533

Allgemeine Baustellenorganisation,e performed to gain efficiency figures not only on circuit but also on system level. A?design procedure for the width of the oscillator driver transistors to gain highest conversion efficiency is presented.

神圣在玷污

調(diào)味品

Allgemeine Baustellenorganisation, based on a CORDIC is shown to be a diverse arithmetic structure that due to its butterfly structure is ideally suited for implementation with Adiabatic Logic. An?exhaustive investigation gives energy dissipation figures and a comparison to static CMOS on arithmetic system level.

Myofibrils

Book 2012the evolutionary shrinking of the minimum feature size as well as revolutionary novel transistor concepts will change the gate level savings gained by adiabatic logic. In addition, the impact of worsening degradation effects has to be considered in the design of adiabatic circuits. The impact of the

contradict

Falk Würfele,Bert Bielefeld,Mike Grallahese are explained in detail and the impact of process variations on the losses is derived. By the way Adiabatic Logic circuits are operated, a variety of inherent properties are derived and analyzed with respect to the practical meaning on gate, circuit and system level.

OFF

https://doi.org/10.1007/978-94-007-2345-0Adiabatic Circuits; CMOS Design; Circuits & Systems; Clock Frequency; Devices; Energy Efficient Microelec

按時間順序