| 期刊全稱(chēng) | Sigma Delta A/D Conversion for Signal Conditioning | | 影響因子2023 | Kathleen Philips,Arthur H. M. van Roermund | | 視頻video | http://file.papertrans.cn/103/102658/102658.mp4 | | 發(fā)行地址 | Provides an accessible overview of the state-of-the-art in sigma-delta converter design.Derives the power/performance relation of both the sigma-delta converter and the decimation filter.Analyzes the | | 學(xué)科分類(lèi) | The Springer International Series in Engineering and Computer Science | | 圖書(shū)封面 |  | | 影響因子 | 1.1 Background Moore’s Law predicts a decrease by a factor of two in the feature size of CMOS te- nology every three years and has been valid for years. It implies a doubling of the - eration speed and a four times higher transistor count per unit of area, every three years. The combination leads to an eight times higher processing capability per unit of area. This on-going miniaturization allows the integration of complex electronic systems with millions of transistors (Very-Large-Scale-Integration) and enables the integration of el- tronic systems. An electronic system A generic picture of an integrated electronic system is shown in ?g. 1.1. The heart of the system is the signal processing core. This core supports a wide variety of functions, such as customization and programmability of multiple applications, channel coding, the de?nition of the user interface, etc. These functions are enabled by DSP, a controller CPU and various blocks of memory. In advanced ICs these blocks provide (almost) all signal processing and usually dominate in the overall power and area consumption of integrated systems. The huge data rates involved, require high-speed busses for communication between | | Pindex | Book 2006 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-7 00:09
發(fā)表于 2025-3-21 17:11:35
