標(biāo)題: Titlebook: VLSI Design: Circuits, Systems and Applications; Select Proceedings o Jie Li,A Ravi Sankar,P Augusta Sophy Beulet Conference proceedings 20 [打印本頁] 作者: cerebellum 時間: 2025-3-21 17:13
書目名稱VLSI Design: Circuits, Systems and Applications影響因子(影響力)
書目名稱VLSI Design: Circuits, Systems and Applications影響因子(影響力)學(xué)科排名
書目名稱VLSI Design: Circuits, Systems and Applications網(wǎng)絡(luò)公開度
書目名稱VLSI Design: Circuits, Systems and Applications網(wǎng)絡(luò)公開度學(xué)科排名
書目名稱VLSI Design: Circuits, Systems and Applications被引頻次
書目名稱VLSI Design: Circuits, Systems and Applications被引頻次學(xué)科排名
書目名稱VLSI Design: Circuits, Systems and Applications年度引用
書目名稱VLSI Design: Circuits, Systems and Applications年度引用學(xué)科排名
書目名稱VLSI Design: Circuits, Systems and Applications讀者反饋
書目名稱VLSI Design: Circuits, Systems and Applications讀者反饋學(xué)科排名
作者: 會犯錯誤 時間: 2025-3-21 22:32
https://doi.org/10.1007/978-981-10-7251-2High Performance Digital VLSI Circuits; Systems Low Power Design Techniques Analog; Mixed Signal; RF IC作者: Conquest 時間: 2025-3-22 01:33 作者: 硬化 時間: 2025-3-22 06:57 作者: enflame 時間: 2025-3-22 11:48
VLSI Design: Circuits, Systems and Applications978-981-10-7251-2Series ISSN 1876-1100 Series E-ISSN 1876-1119 作者: placebo 時間: 2025-3-22 13:00 作者: 杠桿支點 時間: 2025-3-22 19:42 作者: 協(xié)迫 時間: 2025-3-22 23:18 作者: 專橫 時間: 2025-3-23 04:13 作者: Tractable 時間: 2025-3-23 07:07 作者: ALTER 時間: 2025-3-23 12:58 作者: Pageant 時間: 2025-3-23 14:04
P. Madhan Mohan,V. Nagarajan,J. C. Vignesh Teil dieser Fehler auf Versehen oder Irrtümer bei der Messung zurückzuführen und daher vermeidbar ist, w?hrend andere Fehler, die auf der Un Vollkommenheit der menschlichen Sinne, den M?ngeln der Me?einrichtungen und dergleichen beruhen, auch bei Anwendung aller erdenklichen Sorgfalt nicht vermiede作者: Neuropeptides 時間: 2025-3-23 19:23 作者: 天氣 時間: 2025-3-24 00:19 作者: 階層 時間: 2025-3-24 06:25
Shivkumar Kavitkar,A. Anita Angelineen jedoch gerade diese Patienten eine qualitativ besonders gute radiologische überwachung [31]. Da der Transport von der Intensivstation in das R?ntgendepartment für einen beatmeten Patienten mit erh?hten Risiken verbunden oder unm?glich ist, müssen radiologische Untersuchungen m?glichst bettseitig 作者: Admire 時間: 2025-3-24 07:50 作者: frenzy 時間: 2025-3-24 13:24 作者: BOON 時間: 2025-3-24 16:45 作者: 致敬 時間: 2025-3-24 19:30
wie mit diesen M?glichkeiten die Fragen des Seelischen mit dem Einbezug des K?rperlichen, d. h. vom Psychophysischen her eine zielgerechte Determinierung erhalten. Die Pers?nlichkeitsstruktur, die im gegebenen Fall über eine mangelhafte und neurosebildende Erlebnisgestaltung verfügt, wird nach folge作者: cunning 時間: 2025-3-24 23:11 作者: 仲裁者 時間: 2025-3-25 06:21 作者: restrain 時間: 2025-3-25 08:01 作者: Host142 時間: 2025-3-25 12:48 作者: 懶惰民族 時間: 2025-3-25 18:04
B. Jeevan,K. Sivaniinstrumente und Beobachtungsver-fahren auszuw?hlen, die mit m?glichst geringem Arbeits- und Kosten-aufwand den Genauigkeitsgrad erreichen, der für die Zwecke der Arbeit hinreichend und erforderlich ist. Die Wege zu diesem Ziel zu erforschen, ist die Aufgabe der Fehlerlehre.作者: 罵人有污點 時間: 2025-3-25 23:30 作者: 侵害 時間: 2025-3-26 03:11
N. Sharath,S. Suhasiniiestrom P., der das diffuse Schallfeld aufbaut, plus dem Energiestrom P., der in den Begrenzungsw?nden absorbiert wird:.In einem diffusen Schallfeld eines Raumes kann angenommen werden, da?, abgesehen von einem gewissen Bereich um die Schallquelle, die Energiedichte . r?umlich konstant ist und der S作者: 革新 時間: 2025-3-26 04:56 作者: CHIDE 時間: 2025-3-26 11:01 作者: arsenal 時間: 2025-3-26 16:36
Sowmya Madhavan,S. Sandyabel maschinell angetrieben, nach erfolgter Umdrehung wird die Kuppelung selbstt?tig wieder ausgerückt, sie gestatten eine schnelle Entleerung der Hunde, da diese durch den Wipper hindurchgesto?en werden k?nnen. Bei flotter Bedienung k?nnen mittels eines Kreisel wippers sechs Hunde in der Minute entl作者: Condyle 時間: 2025-3-26 17:40
P. Magesh Kannan,G. Nagarajanhre Bedeutung verloren; nur wenn die übersetzung etwas anders gefa?t wird, d. h. wenn man unter dem Namen Kryptogamen diejenigen Pflanzen begreift, welche der Blüten im gew?hnlichen Sinne entbehren und deren Befruchtungsorgane meist nur unter dem Mikroskop deutlich gesehen werden k?nnen, hingegen un作者: 引水渠 時間: 2025-3-26 20:56
1876-1100 uable resource for all researchers, professionals, and students working in the core areas of electronics and their applications, especially in?digital and analog VLSI circuits?and?systems..978-981-13-5611-7978-981-10-7251-2Series ISSN 1876-1100 Series E-ISSN 1876-1119 作者: 十字架 時間: 2025-3-27 01:53
A Preliminary Study of Oscillators, Phase and Frequency Detector, and Charge Pump for Phase-Locked minimizes the dead zone and phase error that can be easily recognized by flip-flop which is type D, and this amplifier has AND gates and is connected in series to raise the pulse width. The best method to design an efficient oscillator is the coherent phase-locked synchronous oscillator from variou作者: Altitude 時間: 2025-3-27 06:00 作者: 奇怪 時間: 2025-3-27 09:50
,A 79?GHz CMOS LNA with Adaptive Biasing,mission coefficient (S21) of ?18?dB, and output reflection coefficient (S22) of ?1.5?dB with the noise figure of less than 5?dB. The second stage of LNA with adaptive biasing circuit lowers the gain as the received power increases which typically gives an AC gain of 0.9?dB at 79?GHz.作者: DUCE 時間: 2025-3-27 15:30
Real-Time Automatic Peaks and Onsets Detection of Photoplethysmographic Signals,of ten persons with duration of 10?min. The results reveal that the algorithm detects the peaks and onsets with highest average accuracy of 99.87%, average sensitivity of 99.91% and average positive predictive value (PPV) of 99.96%. The algorithm is implemented in the Cortex M4 platform using the Ke作者: 凹室 時間: 2025-3-27 21:22
A Novel MTCMOS-Based On-Chip Soft-Start Circuit for Low Leakage LED Driver with Minimum In-Rush Curroposed scheme minimizes the in-rush current, and hence, the life span of the LEDs is improved; moreover, the battery backup time is also enhanced due to minimization of the leakage power. The proposed system outperforms well in terms of minimum in-rush current and low leakage current compared to th作者: Colonnade 時間: 2025-3-28 01:01 作者: 取之不竭 時間: 2025-3-28 03:27
A Novel Adiabatic Logic for Low Power VLSI Circuit Design and Power Optimization Using FinFET, lower technology MOSFET by employing their corresponding BSIM model files. The circuits are designed and simulated in Cadence Virtuoso. tool environment through an operating frequency range from KHz to GHz.作者: emission 時間: 2025-3-28 06:58 作者: 歌劇等 時間: 2025-3-28 14:15 作者: Delude 時間: 2025-3-28 17:37
Short-Range Low Data Rate Pulsed UWB Transmitter,ntal results prove that the presented pulsed UWB transmitter has a transmitting range of 6–8.1?GHz with a power consumption of 3.9?mW (Laha et al. 60?GHz OOK transmitter in 32-nm DG FinFET technology, [.]).作者: podiatrist 時間: 2025-3-28 22:23 作者: 沉默 時間: 2025-3-29 00:07
High Performance Domino Logic Circuit Design by Contention Reduction,compared to the conventional domino logic circuit. The statistical variations of the process parameters using Monte Carlo analysis demonstrate the reduced delay variations to the tune of 48% for 100 runs. The circuits are simulated using Cadence Virtuoso. employing 180?nm technology node libraries.作者: 值得贊賞 時間: 2025-3-29 06:54 作者: conception 時間: 2025-3-29 07:48 作者: 反復(fù)拉緊 時間: 2025-3-29 14:26 作者: 過多 時間: 2025-3-29 19:01 作者: jealousy 時間: 2025-3-29 21:10 作者: 大吃大喝 時間: 2025-3-30 01:54
Adiabatic Techniques for Energy-Efficient Barrel Shifter Design,ic in terms of power consumptions, delay, and efficiency. This paper explains the design of a 4-bit Barrel shifter using two different adiabatic logics, namely positive feedback adiabatic logic (PFAL) and pass transistor adiabatic logic (PAL). A Barrel shifter is effectively used in arithmetic and l作者: slipped-disk 時間: 2025-3-30 05:03 作者: misshapen 時間: 2025-3-30 10:23 作者: avulsion 時間: 2025-3-30 13:06
Short-Range Low Data Rate Pulsed UWB Transmitter,ion oscillator for sub-carrier generation which gives distortion less carrier signal with a phase noise of 106?dBc/Hz at 1?MHz frequency. Phase-locked loop circuit with ON-OFF keying (OOK) modulator to generate FM signal within the range of UWB, i.e., 3.1–10.6?GHz. And class A power amplifier is emp作者: Confound 時間: 2025-3-30 16:41
A New High-Speed Multiplier Based on Carry-Look-Ahead Adder and Compressor,s. The number of full adders is reduced by introducing compressors. The CLA adder will reduce the waiting time by generating all carry at single instant. Initially, a 4?×?4 multiplier is designed using 4-2 compressor, 5-3 compressor, 5-bit CLA adder, a full adder, and a half adder. Later, the precis作者: trigger 時間: 2025-3-30 23:42
Real-Time Automatic Peaks and Onsets Detection of Photoplethysmographic Signals,ed to estimate some important parameters such as heart rate (HR) and heart rate variability (HRV) using PPG signals. The robust detection of the peaks and onsets of a changing morphological wave with baseline drift and oscillations is a challenging one. This paper presents a novel real-time automate作者: 背帶 時間: 2025-3-31 02:50 作者: 富足女人 時間: 2025-3-31 05:53
Designing 5T Embedded DRAM Cell for Ultra-Low-Power Low-Voltage Applications Based on Schmitt Triggr low-power, small-size applications with greatly reduced cost prize. Also, Schmitt trigger-based bit cells incorporate a built-in feedback mechanism which will be greatly useful for further nanoscaled devices. It was simulated using 45-nm CMOS process technology, and the obtained results prove that作者: 使閉塞 時間: 2025-3-31 10:33 作者: 媒介 時間: 2025-3-31 17:21
A Novel Adiabatic Logic for Low Power VLSI Circuit Design and Power Optimization Using FinFET,ock supply, is proposed. The important features of the proposed logic are its low leakage power, glitch free output, and lower switching noise compared to the counterpart circuits found in the literature. Efficiency of the proposed adiabatic logic is validated by comparing with the basic inverter ci作者: 類型 時間: 2025-3-31 19:49 作者: 控制 時間: 2025-4-1 00:46 作者: Focus-Words 時間: 2025-4-1 05:19 作者: 路標(biāo) 時間: 2025-4-1 06:02
Implementation of Dual Hysteresis Mode Flip-Flop Multivibrator Using Differential Voltage Current C(DVCC) as dynamic component. .: Projected dual hysteresis mode flip-flop multivibrator circuit consists of a DVCC, two resistors .. and .., and a double pole double throw dual in-line package (DPDT DIP) mechanical type switch. Top and bottom saturation levels of the flip-flop multivibrator can be se作者: 性上癮 時間: 2025-4-1 10:56 作者: 成績上升 時間: 2025-4-1 17:23
Differential Power Analysis (DPA) Resistant Cryptographic S-Box,Adiabatic logic (DCPAL) of quasi-adiabatic type of logic circuit is investigated in this paper. The DCPAL is an adiabatic logic, which incurs lower power consumption and earns its application in the design of low power cryptosystems. The property of power analysis resistance is demonstrated through
