標(biāo)題: Titlebook: Reconfigurable Computing: Architectures and Applications; Second International Koen Bertels,Jo?o M. P. Cardoso,Stamatis Vassiliad Conferenc [打印本頁] 作者: 重婚 時間: 2025-3-21 20:01
書目名稱Reconfigurable Computing: Architectures and Applications影響因子(影響力)
書目名稱Reconfigurable Computing: Architectures and Applications影響因子(影響力)學(xué)科排名
書目名稱Reconfigurable Computing: Architectures and Applications網(wǎng)絡(luò)公開度
書目名稱Reconfigurable Computing: Architectures and Applications網(wǎng)絡(luò)公開度學(xué)科排名
書目名稱Reconfigurable Computing: Architectures and Applications被引頻次
書目名稱Reconfigurable Computing: Architectures and Applications被引頻次學(xué)科排名
書目名稱Reconfigurable Computing: Architectures and Applications年度引用
書目名稱Reconfigurable Computing: Architectures and Applications年度引用學(xué)科排名
書目名稱Reconfigurable Computing: Architectures and Applications讀者反饋
書目名稱Reconfigurable Computing: Architectures and Applications讀者反饋學(xué)科排名
作者: Afflict 時間: 2025-3-21 20:54
Gerd Van den Branden,Geert Braeckman,Abdellah Touhafi,Erik Dirkx作者: 豐滿中國 時間: 2025-3-22 01:32
J. Gonzalez-Gomez,I. Gonzalez,F. Gomez-Arribas,E. Boemo作者: BOGUS 時間: 2025-3-22 04:55
Reconfigurable Computing: Architectures and ApplicationsSecond International作者: ATRIA 時間: 2025-3-22 10:40 作者: 手銬 時間: 2025-3-22 16:45
0302-9743 Pedro Nunes, a Portuguesemathematician. As the logo suggests,the main motto of ARC is to help to navigate the world of recon?gurable computing. Driven by this m978-3-540-36708-6978-3-540-36863-2Series ISSN 0302-9743 Series E-ISSN 1611-3349 作者: characteristic 時間: 2025-3-22 18:53 作者: 凈禮 時間: 2025-3-23 00:45
Francisco Fons,Mariano Fons,Enrique Cantó,Mariano López history, basic principles, and future potential. The volume aims to serve as a reference source for students and practicing archaeologists seeking to apply isotopic studies to their own resea978-3-031-32268-6Series ISSN 1568-2722 Series E-ISSN 2730-6984 作者: 反叛者 時間: 2025-3-23 04:39 作者: 某人 時間: 2025-3-23 06:09 作者: CHOKE 時間: 2025-3-23 11:55 作者: 周年紀(jì)念日 時間: 2025-3-23 14:35
Hiren Joshi,S. S. Verma,G. K. Sharmanal manner. Occasionally I felt that I was being thrown into deep water without a lifeguard. … But as the course progressed, I succeeded in letting go of my deeply rooted habits and discovered a new learning approach, through which I found in myself a new learner…” (Student’s reflection).“....this b作者: Fibrinogen 時間: 2025-3-23 22:00 作者: ABASH 時間: 2025-3-24 00:55 作者: 尖 時間: 2025-3-24 03:59 作者: 過份好問 時間: 2025-3-24 09:43
Sunil Shukla,Neil W. Bergmann,Jürgen Beckeres a complementary line of evidence for addressing temporal variation in food consumption patterns..The focus of this study is an analysis of paleodiet among 32 burials from Tutuila Island, American Samoa. These burials date between 1564-83?cal BP, including one burial dating to the Ancestral Polyne作者: 肌肉 時間: 2025-3-24 14:20 作者: 駭人 時間: 2025-3-24 16:28 作者: Hay-Fever 時間: 2025-3-24 21:27 作者: 中古 時間: 2025-3-25 01:28 作者: DAUNT 時間: 2025-3-25 04:27 作者: FOLLY 時間: 2025-3-25 10:09 作者: 卵石 時間: 2025-3-25 13:43
Lecture Notes in Computer Sciencehttp://image.papertrans.cn/r/image/824169.jpg作者: neutral-posture 時間: 2025-3-25 18:57
https://doi.org/10.1007/11802839EPIC; Hardwarebeschreibungssprache; QoS; Scheduling; computer architecture; computer networking; configura作者: Ptosis 時間: 2025-3-25 23:49
Energy Consumption for Transport of Control Information on a Segmented Software-Controlled Communica-by-cycle. We determine the pattern of switch control bits and calculate the cost of transporting them. A test case indicates that the cost is much lower than the gain obtained from the segmentation, and that the prospects of segmented buses remain promising.作者: 跑過 時間: 2025-3-26 03:49
978-3-540-36708-6Springer-Verlag Berlin Heidelberg 2006作者: Decongestant 時間: 2025-3-26 08:21
Reconfigurable Computing: Architectures and Applications978-3-540-36863-2Series ISSN 0302-9743 Series E-ISSN 1611-3349 作者: concise 時間: 2025-3-26 11:33 作者: 刻苦讀書 時間: 2025-3-26 12:48 作者: peptic-ulcer 時間: 2025-3-26 18:00
Case Study: Implementation of a Virtual Instrument on a Dynamically Reconfigurable Platformf sound and vibrations to a dynamically reconfigurable platform. Hereby we follow a generic approach and we focus on maximizing reusability of elements that are available in the software based environment. Furthermore we analyze the final result and discuss the benefits and drawbacks of the reconfig作者: Customary 時間: 2025-3-26 21:42
Configurable Embedded Core for Controlling Electro-Mechanical Systems that must operate and be controlled simultaneously with data or signal processing. The core integrates, for example, the control loop of two practical systems for typical light deflection purposes. An application is presented where the core is also applied for developing a complete image projection作者: 從容 時間: 2025-3-27 02:22 作者: inspired 時間: 2025-3-27 06:59
Dynamic Partial Reconfigurable FIR Filter Designower, area-efficient autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters using Xilinx FPGAs. The implementation of design addresses area efficiency and flexibility allowing dynamically inserting and/or removing the作者: 血統(tǒng) 時間: 2025-3-27 13:22 作者: 妨礙議事 時間: 2025-3-27 13:40
Towards an Optimal Implementation of MLP in FPGA We demonstrate that partially connected neural networks lead to a higher performance in terms of computing speed (requiring less memory and computing resources). This work addresses a complete study that compares the hardware implementation of MLP and a partially connected version (XMLP) in terms o作者: dragon 時間: 2025-3-27 18:54
Energy Consumption for Transport of Control Information on a Segmented Software-Controlled Communica-by-cycle. We determine the pattern of switch control bits and calculate the cost of transporting them. A test case indicates that the cost is much lower than the gain obtained from the segmentation, and that the prospects of segmented buses remain promising.作者: multiply 時間: 2025-3-28 00:21 作者: Induction 時間: 2025-3-28 05:13
An Efficient Estimation Method of Dynamic Power Dissipation on VLSI Interconnectsnce of interconnects and rise time of signals decrease, power dissipation associated with interconnects is ever-increasing. Hence, an efficient method to compute power dissipation on interconnects is necessary and in this paper we propose a simple yet accurate method to estimate dynamic power dissip作者: Licentious 時間: 2025-3-28 07:17
Highly Paralellized Architecture for Image Motion Estimationlementation of high frame-rate sequences remains as an open issue. The presented approach implements a novel superpipelined and fully parallelized architecture for optical flow processing with more than 70 pipelined stages that achieve a data throughput of one pixel per clock cycle. This customized 作者: cogitate 時間: 2025-3-28 13:37
Design Exploration of a Video Pre-processor for an FPGA Based SoCed memories and extensive parallelism. One application where there is a significant possible potential for FPGA is for the implementation of real-time video processing. In this paper we present an analysis of a video pre-processor and how this affects the FPGA and RAM resource usage and performance.作者: 洞穴 時間: 2025-3-28 18:20 作者: Efflorescent 時間: 2025-3-28 20:17
Applications of Small-Scale Reconfigurability to Graphics Processorssed rather than replicated, yielding high-performance reconfigurable hardware with reduced area requirements. We show that SSR can be used effectively in programmable graphics architectures to allow double-precision computation without affecting the performance of single-precision calculations and t作者: pessimism 時間: 2025-3-28 23:20 作者: Pathogen 時間: 2025-3-29 06:09
Performance/Cost Trade-Off Evaluation for the DCT Implementation on the Dynamically Reconfigurable P its hardware functionality within a clock cycle. While implementing an application on the DRP, designers face the task of selecting how to efficiently use resources in order to achieve particular goals such as to improve the performance, to reduce the power dissipation, or to minimize the resource 作者: 下級 時間: 2025-3-29 09:07
Trigonometric Computing Embedded in a Dynamically Reconfigurable CORDIC System-on-Chipgorithm and embedded in an AT94K40 system-on-chip device. This platform –composed of a 8-bit MCU that handles the program flow and a dynamically reconfigurable FPGA that synthesizes an evolvable slave coprocessor to speed up the calculus– provides a balanced control-computing architecture to efficie作者: bourgeois 時間: 2025-3-29 11:57 作者: Stricture 時間: 2025-3-29 17:09
Run-Time Resources Management on Coarse Grained, Packet-Switching Reconfigurable Architecture: A Casation-centric concept. Networks-on-chip (NoC) are good candidates providing both parallelism and flexibility. Nevertheless they imply to consider the notion of locality when distributing the computation among a set of cores. Defining an optimal placement at compile-time is difficult since other appl作者: 受傷 時間: 2025-3-29 19:44 作者: impaction 時間: 2025-3-30 02:06
Configurable Embedded Core for Controlling Electro-Mechanical Systemsl systems for typical light deflection purposes. An application is presented where the core is also applied for developing a complete image projection system. Experimental results show that an FPGA with modest resources, namely the ., is able to fulfill the basic requirements of these applications.作者: 驕傲 時間: 2025-3-30 07:10
Towards an Optimal Implementation of MLP in FPGA resources). This work addresses a complete study that compares the hardware implementation of MLP and a partially connected version (XMLP) in terms of computing speed, hardware resources and performance cost. Furthermore, we study also different memory management strategies for the connectivity patterns.作者: nonradioactive 時間: 2025-3-30 08:27
Quality Driven Dynamic Low Power Reconfiguration of Handhelds minimizes the bitwidths of variables of applications residing in mobile and allows the user to tradeoff between power and quality. Experimental results for MPEG2 decoder show that the approach is able to reduce power consumption dynamically by 33.58% for 25% PSNR degradation.作者: 遠(yuǎn)地點 時間: 2025-3-30 15:33 作者: Neuropeptides 時間: 2025-3-30 18:46
Applications of Small-Scale Reconfigurability to Graphics Processors in programmable graphics architectures to allow double-precision computation without affecting the performance of single-precision calculations and to increase fragment shader performance with a minimal impact on chip area.作者: Diatribe 時間: 2025-3-31 00:34 作者: 清洗 時間: 2025-3-31 03:45
Evaluation of a Locomotion Algorithm for Worm-Like Robots on FPGA-Embedded Processorsnumber of articulations of the robot, are presented. The results show that a huge improvement of the gait recalculation time can be achieved by using a float point unit. The performance achieved using the LEON2 with FPU is 40 times better than LEON2 without FPU, using only 6% of additional resources.作者: Synchronism 時間: 2025-3-31 06:16 作者: 勤勉 時間: 2025-3-31 10:40
Event-Driven Simulation Engine for Spiking Neural Networks on a Chiprnal memory SRAM chips. Therefore the presented approach is of high interest for simulation experiments that require embedded simulation engines (for instance in robotic experiments with autonomous agents).作者: 船員 時間: 2025-3-31 14:57 作者: acrophobia 時間: 2025-3-31 19:41 作者: amputation 時間: 2025-3-31 23:55 作者: 密切關(guān)系 時間: 2025-4-1 02:52
Conference proceedings 2006on-going research e?orts as well as more elaborated, interesting and hi- quality work on applied recon?gurable computing could be presented and d- cussed. Over the last couple of years recon?gurable computing has become a we- known and established research area producing interesting as well as impor作者: 暴露他抗議 時間: 2025-4-1 06:58 作者: Fabric 時間: 2025-4-1 13:11 作者: eardrum 時間: 2025-4-1 15:10
Design Exploration of a Video Pre-processor for an FPGA Based SoC From these results we indicate the best space-time mapping of operations under different design constraints. These results can be used as a decision base when implementing an FPGA based video enabled display unit.作者: AWL 時間: 2025-4-1 21:12
