標題: Titlebook: Analog Design Issues in Digital VLSI Circuits and Systems; A Special Issue of A Juan J. Becerra,Eby G. Friedman Book 1997 Springer Science+ [打印本頁] 作者: 軍械 時間: 2025-3-21 16:05
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems影響因子(影響力)
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems影響因子(影響力)學科排名
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems網(wǎng)絡(luò)公開度
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems網(wǎng)絡(luò)公開度學科排名
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems被引頻次
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems被引頻次學科排名
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems年度引用
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems年度引用學科排名
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems讀者反饋
書目名稱Analog Design Issues in Digital VLSI Circuits and Systems讀者反饋學科排名
作者: 失望未來 時間: 2025-3-21 21:57 作者: Indebted 時間: 2025-3-22 04:04 作者: 拱形大橋 時間: 2025-3-22 06:05 作者: 交響樂 時間: 2025-3-22 12:14 作者: Judicious 時間: 2025-3-22 14:36 作者: 館長 時間: 2025-3-22 18:54
ts in this fast moving area. ..Analog Design Issues in Digital VLSI Circuits and Systems. servesas an excellent reference, providing insight into some of the mostchallenging research issues in the field.978-1-4613-7795-5978-1-4615-6101-9作者: artifice 時間: 2025-3-22 21:48
https://doi.org/10.1007/978-3-322-94577-8The application of a binary constraint has accelerated the development of sophisticated digital VLSI systems. However, the requirement for high speed and, more recently, ultra-low power in digital integrated circuits and systems has necessitated a new design strategy, that of applying analog design 作者: Outwit 時間: 2025-3-23 02:35 作者: 易受刺激 時間: 2025-3-23 09:23 作者: 平庸的人或物 時間: 2025-3-23 10:06
https://doi.org/10.1007/978-3-663-09794-5uits coupled with an algorithm for circuit simulation. The timing simulation is based upon a fast macromodelling approach and the calculation of time-variant RC networks. The circuit simulator takes advantage of structuring the system of nodal equations. With BRASIL a fast and accurate simulation of作者: Ingrained 時間: 2025-3-23 13:57
Entwicklung neuer Dienstleistungen,o estimating the step function response of . trees has been extended to consider ramp inputs. This result improves timing accuracy by considering the shape of the input waveform driving each individual interconnect tree while maintaining computational simplicity for use in the automated timing analy作者: 戲服 時間: 2025-3-23 18:39
,Der Kunde in der Service?konomie,ibrary is developed using standard 0.8 micron CMOS process. The proposed WCML.technique applies the analog circuit design methodologies to the digital circuit design. The input and output logic signals are represented by current quantities. The supply current of the logic circuit is adjustable for t作者: Inculcate 時間: 2025-3-24 01:22
Dienstleistungsmanagement Jahrbuch 2000g techniques. Despite the plethora of adiabatic logic architectures that have been proposed in recent years, several practical considerations in the design of nontrivial adiabatic circuits remain largely unexplored. Moreover, it is still unclear whether adiabatic circuits of significant size and com作者: FILLY 時間: 2025-3-24 05:14
Dienstleistungsmanagement Jahrbuch 2000ts of uniform configurable analog blocks (CABs) allowing implementation of different functions. Each CAB consists of two back-to-back connected inverting and non-inverting strays-insensitive switched-capacitor integrators. The interconnection between CABs is implemented by switched and unswitched ca作者: irradicable 時間: 2025-3-24 10:16
Dienstleistungsmanagement Jahrbuch 2001 are defined to meet the requirements of the digital chip, not the analog portions of the PLL. The environment defined by the digital requirements includes the package, the process and the dominant noise source. Packages for complex digital chips are larger and have more complex frequency and signal作者: GNAT 時間: 2025-3-24 11:25
https://doi.org/10.1007/978-3-322-82107-2ure (AQI) or Parametric Yield estimation of MOS VLSI circuits. In this contribution a new method of . technique, viz. the . (.) method is presented which improves the efficiency of AQI estimation in integrated circuits especially for MOS digital circuits. This method is similar to the . (.) method e作者: adumbrate 時間: 2025-3-24 14:50
https://doi.org/10.1007/978-3-322-82107-2istable circuit operates at high frequencies. As far as we know, there is not any work published that justifies and formally characterizes metastable behavior in dynamic latches. With current technologies, dynamic latches are widely used in high-performance VLSI circuits, mainly due to their lower c作者: Classify 時間: 2025-3-24 22:13
Dienstleistungsmanagement Jahrbuch 2001This is an overview paper presenting ./. noise from a designer’s perspective. Analysis and circuit design techniques are presented taking package parasitics into account. The main focus is on digital CMOS design, but analysis and design suggestions can easily be extended to mixed-mode design.作者: 考得 時間: 2025-3-25 02:10
/, Noise in CMOS Integrated CircuitsThis is an overview paper presenting ./. noise from a designer’s perspective. Analysis and circuit design techniques are presented taking package parasitics into account. The main focus is on digital CMOS design, but analysis and design suggestions can easily be extended to mixed-mode design.作者: Calibrate 時間: 2025-3-25 05:39
ts in this fast moving area. ..Analog Design Issues in Digital VLSI Circuits and Systems. servesas an excellent reference, providing insight into some of the mostchallenging research issues in the field.978-1-4613-7795-5978-1-4615-6101-9作者: deceive 時間: 2025-3-25 09:23 作者: Creatinine-Test 時間: 2025-3-25 12:25
Mixed Analog Digital Simulation of Integrated Circuits with BRASILvariant RC networks. The circuit simulator takes advantage of structuring the system of nodal equations. With BRASIL a fast and accurate simulation of digital circuits, with special regard to the analog behaviour of highly integrated systems is possible.作者: insolence 時間: 2025-3-25 19:42
,Der Kunde in der Service?konomie, substrate by using the low noise property of the WCML. It is shown by the simulations that at low supply voltages, the WCML is faster and generates less switching noise when compared to the static-CMOS logic. At high speeds, the power dissipation of the WCML is less than that of the static-CMOS logic.作者: 單色 時間: 2025-3-25 20:24
A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signa substrate by using the low noise property of the WCML. It is shown by the simulations that at low supply voltages, the WCML is faster and generates less switching noise when compared to the static-CMOS logic. At high speeds, the power dissipation of the WCML is less than that of the static-CMOS logic.作者: atrophy 時間: 2025-3-26 03:36
Dienstleistungsmanagement Jahrbuch 2001resistors and possible variety of devices that may be found in a process developed specifically for analog purposes. Digital switching causes significant noise that dominates the spectrum that the circuit designer must worry about. This paper considers a typical CMOS PLL design from the digital chip design viewpoint.作者: ENACT 時間: 2025-3-26 07:20
https://doi.org/10.1007/978-3-322-82107-2er simulations. Moreover, it has a smaller variance with respect to the PMC estimator. Encouraging results have thus far been obtained. A 3-dimensional quadratic function, a high pass filter, and a CMOS delay circuit examples are included to demonstrate the efficiency of this technique.作者: 宣誓書 時間: 2025-3-26 11:27 作者: Progesterone 時間: 2025-3-26 15:31
Latin Hypercube Sampling Monte Carlo Estimation of Average Quality Index for Integrated Circuitser simulations. Moreover, it has a smaller variance with respect to the PMC estimator. Encouraging results have thus far been obtained. A 3-dimensional quadratic function, a high pass filter, and a CMOS delay circuit examples are included to demonstrate the efficiency of this technique.作者: 勾引 時間: 2025-3-26 17:46
Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Loadriety of RC loads. Expressions are also provided for modeling the short-circuit power dissipation of a CMOS inverter driving a resistive-capacitive interconnect line which are accurate to within 15% of SPICE for most practical loads.作者: CURL 時間: 2025-3-27 00:11 作者: photopsia 時間: 2025-3-27 05:12
,Mitarbeiter führen und motivieren,riety of RC loads. Expressions are also provided for modeling the short-circuit power dissipation of a CMOS inverter driving a resistive-capacitive interconnect line which are accurate to within 15% of SPICE for most practical loads.作者: Injunction 時間: 2025-3-27 09:19
Dienstleistungsmanagement Jahrbuch 2000pacitor networks. The internal structure of CABs and the interconnection between different CABs are configured by user-programmable digital control signals. The functionality of the FPAA is demonstrated through embedding of different types of filters along with simulation results.作者: Traumatic-Grief 時間: 2025-3-27 12:24
Analog Design Issues in Digital VLSI Circuits and SystemsA Special Issue of A作者: 完全 時間: 2025-3-27 16:03
Analog Design Issues in Digital VLSI Circuits and Systems978-1-4615-6101-9作者: 感激小女 時間: 2025-3-27 21:30
https://doi.org/10.1007/978-3-322-94577-8ircuit design by addressing some challenging issues associated with the not so binary aspects of the art of designing digital VLSI circuits. No longer should the design of digital integrated circuits be considered as simple as creating a net list, or as automated as a Boolean simplification.作者: 對手 時間: 2025-3-27 22:39
,Mitarbeiter führen und motivieren,erconnect wires, is the subject of this paper. We begin by a discussion of what we mean by signal delay and how it arises in a logic gate. With this background, starting from ideal inputs to ideal inverters and concluding with physical inputs to physical inverters, we examine the problem of threshol作者: plasma-cells 時間: 2025-3-28 02:27 作者: myriad 時間: 2025-3-28 06:59 作者: Incommensurate 時間: 2025-3-28 11:24
Guest Editorialircuit design by addressing some challenging issues associated with the not so binary aspects of the art of designing digital VLSI circuits. No longer should the design of digital integrated circuits be considered as simple as creating a net list, or as automated as a Boolean simplification.作者: 觀察 時間: 2025-3-28 17:32 作者: Toxoid-Vaccines 時間: 2025-3-28 22:49
Design and Evaluation of Adiabatic Arithmetic Unitsiabatic designs, and present the findings of our empirical comparison. Our results suggest that adiabatic logic can be used for the implementation of relatively complex VLSI circuits that dissipate significantly less energy than their corresponding CMOS designs.作者: chondromalacia 時間: 2025-3-28 23:04
Analysis of Metastable Operation in a CMOS Dynamic D-Latched through electric simulation with HSPICE. After that, we have compared the metastable behavior of the dynamic latch with its static counterpart, obtaining results about the characteristic parameters of metastability and the Mean Time Between Failures (MTBF) for both kinds of bistable circuits. The作者: 大酒杯 時間: 2025-3-29 06:24 作者: BLANK 時間: 2025-3-29 07:16
Selection of Voltage Thresholds for Delay Measurementdigital abstraction is done. This delay should be positive and non-zero, since a physical device takes a finite amount of time to respond to the input. Defining a strictly positive delay is not a problem in the abstract domain of logic signals, since input and output “events” are precisely defined. 作者: Cryptic 時間: 2025-3-29 14:23
Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Loadxhibits good accuracy. The model can be used to design and analyze those CMOS inverters that drive a large RC load when considering both speed and power. Expressions are provided for estimating the propagation delay and transition time which exhibit less than 27% discrepancy from SPICE for a wide va作者: Factorable 時間: 2025-3-29 17:57 作者: PHON 時間: 2025-3-29 21:23 作者: GORGE 時間: 2025-3-30 01:05 作者: 女歌星 時間: 2025-3-30 05:34
Design and Evaluation of Adiabatic Arithmetic Unitsg techniques. Despite the plethora of adiabatic logic architectures that have been proposed in recent years, several practical considerations in the design of nontrivial adiabatic circuits remain largely unexplored. Moreover, it is still unclear whether adiabatic circuits of significant size and com作者: 逃避現(xiàn)實 時間: 2025-3-30 08:54 作者: 不利 時間: 2025-3-30 13:21
CMOS PLL Design in a Digital Chip Environment are defined to meet the requirements of the digital chip, not the analog portions of the PLL. The environment defined by the digital requirements includes the package, the process and the dominant noise source. Packages for complex digital chips are larger and have more complex frequency and signal作者: 打折 時間: 2025-3-30 18:36
Latin Hypercube Sampling Monte Carlo Estimation of Average Quality Index for Integrated Circuitsure (AQI) or Parametric Yield estimation of MOS VLSI circuits. In this contribution a new method of . technique, viz. the . (.) method is presented which improves the efficiency of AQI estimation in integrated circuits especially for MOS digital circuits. This method is similar to the . (.) method e作者: 龍卷風 時間: 2025-3-30 23:18
Analysis of Metastable Operation in a CMOS Dynamic D-Latchistable circuit operates at high frequencies. As far as we know, there is not any work published that justifies and formally characterizes metastable behavior in dynamic latches. With current technologies, dynamic latches are widely used in high-performance VLSI circuits, mainly due to their lower c作者: 刺耳的聲音 時間: 2025-3-31 03:17
10樓作者: peptic-ulcer 時間: 2025-3-31 06:25
10樓作者: MELD 時間: 2025-3-31 09:21
10樓
